
:radmuM noitealiqqA lanoitanratal (12)

(72) Inventors; and

:sisG viroing (08) 90/098,139

(22) International Filing Date:





## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

Ho4L 25/02

A1

(11) International Publication Number:

(43) International Publication Date: 23 December 1999 (23.12.99)

NE, SN, TD, TG).

Published With international search report. (75) Inventors/Applicants (for US only): CHAPLIK, Naom [US/US]; 17569 Fairlie Road, San Diego, CA 92128 (US). IAIZZO, Paul, Anthony [US/US]; 3974 Birch Knoll Drive, White Bear Lake, MN 55110 (US).

(71) Applicant (for all designated States except US): RC NET-

WORKS [US/US]; Suite 212, 6727 Flanders Drive, San Diego, CA 92121 (US).

(86.00.01) 8991 amt 01

(99.80) 9991 snut 8

PCT/US99/12924

(74) Agent: MEADOR, Terrance, A.; Gray Cary Ware & Freidenrich, LLP, Suite 1700, 410 B Street, San Diego, CA 92101-4297 (US).

(24) JJIG: IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP

### toratedA (78)

A line interface apparatus includes a line coupling transformer and an impedance matching circuit with two sections. A switch is switch either the first or the second section in series with the first winding of the line coupling transformer. A replica of the echo of the transmitted signal is subtracted from a composite signal comprising a received signal and the echo. The result of the interface is subtraction in a digital signal processor that also controls the switch. The output impedance of the interface is automatically matched to the input impedance of a loop connected to the second winding of the line coupling transformer. The result is the maintenance of a desirably high level of efficiency in coupling signal power to the loop.

# **LOK LHE DURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

		· ·					
		Singapore	SC	Liberia	דצ	Estonia	
* * *		<b>Зме</b> деп	as	Sti Lanka	ľK	Белпатк	E OK
		uepns	as	Liechtenstein	'n	Germany	rK. E
		Russian Pederation	· OM	Saint Lucia	rc	Czech Republic	Z.
		Romania	RO	Kazakstan	KZ	Cubs	Q:
		Portugal	Ld	Republic of Korea	KK	China	N
		Poland	П	Republic of Korea	44.74	Cameroon	W
·		Mew Zesland	ZN	Democratic People's	КЪ	Côte d'Ivoire	ï
əwdsdaniS	MZ	Norway	ON	Kyrgyzstan	KC	Switzerland	H
Yugoslavia	ΠX	Metherlands	'IN	Kenya	KE	Совдо	Ð
Viet Mam	NA	Niger	ИE	lapan	ďſ	Central Atrican Republic	F
Uxbekistan	$\mathbf{z}$ $\mathbf{n}$	ooixəM	XW	Italy	71	Canada	v
United States of America	SO	iwalaM	MM	Iceland	SI	Belans	Ä
Uganda	ne	sinstitueM	MR	Israel	IL	Brazil	a
Ukraine	VΩ	silognoM	NW	Ireland	IE	genin	Č
ogsdoT bas bsbiafrT	<b>LL</b>	ilsM	IW	Hungary	OH	Bulgaria	Ð
Длікеў	ЯТ	Republic of Macedonia		Greece	CK	Burkina Faso	Æ
Turkmenistan	MT	Дре гоппег Унвоязау	MK	Guinea	МĐ	13ef£inm	E
Tajikistan	LT	Мадавасяг	МG	Chana	ен	Barbados	B
ogoT	ÐΤ	Republic of Moldova	WD	Georgia	CE	Bosnia and Herzegovina	¥
Chad	αT	Monaco	ЖС	United Kingdom	CB	Azerbaijan	Z
bnelizews	ZS	Latvia	ΓΛ	Gabon	CV	ailanzuA	U.
Senegal	NS	Глхетролг	ΓΩ	France	EE	sineuA	T
Slovakia	ЖS	einsurli.J	LT	Finland	IA	Amenia	W
Slovenia	IS	Lesotho	SI	gisq2	SE	sinsdlA	า
				• -			-

#### IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP

#### BACKGROUND OF THE INVENTION

.enil the efficient output of a maximum amount of power to the transmission of a transmission line with taps. More particularly, the invention concerns matching the output impedance of a transcelver with the input impedance particularly, the invention concerns a line interface and a method for for the efficient coupling of power to the transmission line. More interface to accommodate the impedance of a transmission line with taps The invention concerns adjusting the output impedance of a line

One or more taps may exist at various locations on a loop. These mismatch at the interface between the loop and a transceiver. with taps is inefficient power output to the loop due to an impedance "loop". A common problem with full-duplex communication over a loop telephony applications, the transmission line is commonly referred to as a digitized information over standard telephone lines. In this and other

High bit rate digital service lines (HDSL) are used to transmit

reduced. impedance driving the loop, signal power transferred to the loop will be of  $Z_{loop}$  differs from the value of  $Z_{out}$  which characterizes an output affect the value of Zloop. Accordingly, if due to the presence taps, the value of taps in the loop. A tap located near an end of the loop can significantly unloaded. Loop impedance Zloop is a function of the location and number taps, which are provided for future connection to the loop are typically

the loops designated two, seven, and nine, are known to be "problematic" Because of taps, the loop impedance of some of the loops, for example test loops for a transceiver. The loops are designated as one through ten. The ANSI T1E1.4196-006 and ETS1 ETR 152 standards define ten

30

52

20

91

10

G

вигросір: <мо

FIG. 1 illustrates a circuit commonly used as an interface to a loop. loops with taps close to the CP side of the loops. 6 is an example of a loop without taps. Loops 2, 7, and 9 are examples of impedances of loop 7 and loop 9 at several frequencies of interest. Loop several frequencies f, of interest. Table 2C in the appendix lists the input 28 in the appendix lists the input impedances of loop 6 and loop 2 at drive the first loop will very inefficiently drive the problematic loop. Table loops may be about 20 ohms. Consequently, a transceiver designed to excess of 110 ohms, while the loop impedance for one of the problematic regard, Zloop for one ANSI loop configuration (say, loop 2) may be in exhibit loop impedances that are relatively unaffected by taps. In this three-six, eight, and ten) are deemed "non-problematic" because they at the customer premises (CP) side of a loop. The remaining loops (one,

interface is matched to only one value of input impedance Zloop of the loop 25. A shortcoming of this circuit is that the output impedance  $Z_{\text{out}}$  of the

.25

For the circuit shown in FIG. 1:

 $Z_{out} = 2RL(n^2) + Rtr \approx 135$  ohms, where,

RL = RL1 = RL2 ≈ 16.7 ohms,

Rtr  $\approx$  1.4 ohms, (with Rtr being the winding resistance of the primary of the transformer T), and the secondary of the transformer T to number of turns M<sub>1</sub> of the  $n \approx 2$ , (with "n" being the ratio of the number of turns  $M_2$  of

Generally,  $\sum_{loop} = R + jX$ . In the circuit illustrated in FIG. 1, for the primary side of the transformer T).

about 108 ohms, as a consequence Zloop may be greater than about 135 108 ohms. For frequencies f < 100kHz, X equals about -1/jwc, R equals about 0, R equals about 108 ohms, and consequently Zloop equals about case when the loop has no taps, for frequencies f > 100 kHz, X equals

20

91

10

G

52

BNSDOCID: <MO

<\_!\_!A6899966\_

ohms. Thus, for the case of no taps connected to the loop, 135 ohms is a reasonable estimate of the value of  $Z_{loop}$  for frequencies both greater than and less than 100kHz. A simplified schematic diagram of the relationship between  $Z_{out}$  and  $Z_{loop}$  is illustrated in FIG. 2. For the circuits of FIGS. 1 and 2,  $Z_{out} = Z_{loop} \approx 135$  ohms, and the transfer function  $T(s) = Z_{loop} \setminus (Z_{out} + Z_{loop}) = 1/2$ . Therefore, when there are no taps on the loop, the impedance matching between  $Z_{out}$  and  $Z_{loop}$  is good, and consequently the output power is maximum, frequency performance distortions are minimum, and there is no phase shift. A further benefit is good echo minimum, and there is no phase shift. A further benefit is good echo cancellation in received signals via operation of a hybrid 30.

FIG. 3 illustrates the transformer T and the loop  $\Sigma S$  of the circuit of FIG. 1, but with a tap 45 in the loop near the CP end of the loop. For the

automatically matches its output impedance  $Z_{\text{out}}$  to the impedances of vary from one loop to another, and there is a need for an interface that optimized for only one value of Zloop. In practice, the value of Zloop may the loop, because, due to the fixed values of RL1 and RL2, the circuit is performance of the circuit of FIG. 1 is maximally efficient without taps in inadequately removed from signals received from the loop. Thus, the there is phase shift distortion, and the echo of the transmitted signal is factor of about ten, frequency performance distortions are relatively high, a result of the poor impedance matching, the output power drops by a transfer function T(s) is as follows:  $T(s) = 20 \pm j20/((135 + (20 + j20))$ . As relationship between  $\Sigma_{\text{out}}$  and  $\Sigma_{\text{loop}}$  in this case is illustrated in FIG. 4. The output to the loop is reduced. A simplified schematic diagram of the 135 ohms. Consequently, the impedances no longer match and power example, will drop to about 20  $\pm$  j20 ohms. Z<sub>out</sub> remains equal to about about 80 KHz to about 400 KHz, the value of Zloop is complex and, for circuit illustrated in FIG. 3, in the frequency band of interest, which is

various loops, for example the ten loops defined by the ANSI standard.

52

50

91

01

A collateral problem with full-duplex communication over a loop is that the transmitted signal's echo (TE) becomes mixed with the signal received from the loop. Line interfaces typically have a line coupling transformer, for coupling the signal to be transmitted into the loop. The line coupling transformer will typically have a first winding and a second winding using transformer will typically have a first winding and a second referred to as  $V_{\rm echo}$  is present at the first winding.  $V_{\rm echo}$  consists of an aggregate of both a received signal and TE. TE may be considerably larger than the received signal and TE. TE may be considerably significantly corrupted by TE. It is desirable to remove TE from  $V_{\rm echo}$  in order to produce a signal that consists of only the received signal. TE is commonly removed from  $V_{\rm echo}$  with a subtractor, which subtracts an estimate of TE from  $V_{\rm echo}$ .

V<sub>echo</sub>, thereby reducing the amount of TE coexisting with the received signal. To accomplish this, the signal to be transmitted is tapped after the power amplifiers and is input to a hybrid 30. Ideally, the output of the hybrid is an accurate replica of TE, which is subtracted from the aggregate of the received signal and TE.

 $V_{echo}$  (amplified at 35) and the output of the hybrid are input into a subtractor 40, where the output of the hybrid is subtracted from the output of the amplifier 35. As a result of the subtraction, TE is removed from the amplified  $V_{echo}$  signal to the extent that the output of the hybrid will be an accurate replica of TE. However, the output of the hybrid will be an accurate replica of TE only when the input impedance of the loop  $\Sigma_{loop}$ , equals the value of  $\Sigma_{loop}$  used for the design of the hybrid.

### SUMMARY OF THE INVENTION

An objective of this invention is to provide a line interface apparatus that automatically matches the output impedance  $\Sigma_{\text{out}}$  of the apparatus to

The line interface apparatus includes a line coupling transformer digital service lines (HDSL), or the equivalent. be used for the transmission and reception of signals over high bit rate device, for example, a modem. The line interface apparatus will typically generally be used in conjunction with, or as part of, a telecommunications characterized by the impedance Zhoop. The line interface apparatus will coupling a signal to a loop with taps for transmission. The loop is and cancellation of echo signals. The line interface apparatus is for power transfer. Secondary objectives are the reduction of nonlinearities coupled to the line interface apparatus, in order to provide for efficient the loop impedance Zloop of one of several loops with taps that may be

the loop impedance  $Z_{loop}$  of a loop. the line interface apparatus so that it may match, or substantially equal, taps. The variable impedance circuit adjusts the output impedance  $\Sigma_{\text{out}}$  of maximize the efficiency with which signal power is coupled to a loop with an impedance that may be selectively and automatically changed to of the line coupling transformer. The variable impedance circuit includes includes a variable impedance circuit that is connected to the first winding that has first and second windings. The line interface apparatus also

reactive, or entirely resistive. first winding of the line coupling transformer. The impedances may be into the connection between the output of a transceiver amplifier and the The variable impedance circuit operates by switching impedances

In a first embodiment, the variable impedance circuit includes at magnitude of an echo signal detected by the line interface apparatus. The impedances are automatically switched in response to the

variable impedance circuit further includes a switch circuit that is reactive section that is characterized by a second impedance. The first reactive section is characterized by a first impedance, and the second least a first reactive section and a second reactive section, wherein the

connected to the first and second reactive sections and to the first winding of the line coupling transformer, for switching either the first or the second reactive section in series with the first winding of the line coupling transformer. The switch circuit includes a switch and a second transformer. The second transformer inductively couples the first or the second reactive section in series with the first winding of the line coupling transformer, depending on the position of a switch arm of the switch.

The line interface apparatus may further include a filter section

connected to the variable impedance circuit, in which case the apparatus is referred to as a telecommunications apparatus. The filter section may comprise a high pass filter (HPF) and a low pass filter (LPF). The filter section reduces nonlinearities and crosstalk. The apparatus may further include means for generating signals to be transmitted over the line and receiving signals from the line, in which case the apparatus is referred to as a modern. The means for generating signals can be a signal source. In the first embodiment, the line interface apparatus automatically in the first embodiment, the line interface apparatus automatically

determines whether to switch either the first or the second reactive section in series with the first winding of the line coupling transformer. This is accomplished by using a hybrid to produce a replica of TE, and then using a subtractor to subtract the output of the hybrid from a signal generated across the first winding of the line coupling transformer, referred to as across the first winding of the line coupling transformer, referred to as  $V_{\rm echo}$  comprises a composite of the received signal, and TE.

when  $\Delta_{loop}$  is equal to the value of  $\Delta_{loop}$  used for the design of the hybrid. A value of  $\Delta_{loop}$  similar to the impedance of a group of non-problematic loops is used for the design of the hybrid. Accordingly, the output of the hybrid will be an accurate replica of TE when a non-problematic loop is connected to the second winding of the coupling transformer, and the connected to the second winding of the coupling transformer, and the

ç

۱0

91

50

problematic loop is connected to the second winding of the coupling transformer.

TE has a much larger amplitude than the received signal. Thus, if the output of the hybrid is not an accurate replica of TE, the amplitude of the output of the hybrid is not an accurate replica of TE, then if the output of the subtractor will be much greater than if the output of the hybrid is an accurate replica of TE, then TE will be subtracted out in the subtractor, reducing the amplitude of Vs. Accordingly, the magnitude of the output of the subtractor Vs is an indication of whether the output of the hybrid is an accurate replica of TE, which will only occur when  $\Sigma_{\rm loop}$  equals the value of  $\Sigma_{\rm loop}$  used for the efficiency of power transfer from the line interface apparatus to the loop. The output Vs of the subtractor is input into a digital signal

processor (DSP), where the amplitude of Vs is compared to a threshold value. An output of the DSP is connected to a control input of the switch, to connect the arm of the switch to either the first reactive section or the second reactive section.

The first reactive section is designed to have an impedance characteristic of the problematic loops, and the second reactive section is designed to have an impedance characteristic of the non-problematic of the impedances of the non-problematic loops. Thus, when the line interface apparatus is connected to any of the non-problematic loops, the output of the hybrid will be an accurate replica of TE. In this case the output of the hybrid will be less than the threshold value, and signal output of the bybrid will be less than the threshold value, and signal from the output of the DSP will cause the arm of the switch to be connected to the second reactive section, which causes  $\Sigma_{\rm out}$  to be substantially equal to the impedance of any of the non-problematic loops. If the line interface apparatus is connected to any one of the problematic

30

52

20

91

01

G

loops, the hybrid will not produce an accurate replica of TE. In this case the output of the subtractor will be at least as great as the threshold value, and the arm of the switch will be connected to the first reactive section, which causes  $\Sigma_{\rm out}$  to be substantially equal to the impedance of any of the problematic loops. Thus,  $\Sigma_{\rm out}$  is automatically matched to  $\Sigma_{\rm loop}$  when the line interface apparatus is connected to either a non-problematic or a problematic loop. This impedance matching results in more efficient power transfer to the loop, reduces nonlinearities, and enhances echo signal cancellation.

circuit includes at least two resistors, one of which is switched into the signal path between the power amplifier and the first winding in response to the DSP output. This embodiment achieves the desired maximization of efficiently, but tolerates inefficient hybrid operation, with a consequent reduction in the effectiveness of echo cancellation.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The nature, objects, and advantages of the invention will become more apparent to those skilled in the art after considering the following detailed description in connection with the accompanying drawings, in which like reference numerals designate like parts throughout, wherein:

FIG. 1 is a block/schematic diagram of a prior art circuit for coupling

signals to a line; **FIG. 2** is a schematic diagram of a circuit that is representative of the relationship between the output impedance ( $Z_{\text{out}}$ ) and loop impedance ( $Z_{\text{loop}}$ ) for the circuit of FIG. 1, for the case when there are no taps connected to the loop;

FIG. 3 is a schematic diagram of the transformer T and loop (transmission line) of FIG. 1, but with a tap connected to the loop;

91

10

9

50

52

<\_I\_1A68999966\_

power amplifier 42 that receives a signal to be transmitted, amplifies the	30
FIG. 5, a line interface apparatus 41 according to the invention includes a	
impedance will provide efficient transfer of power to a loop with taps. In	
automatically selects an output impedance such that the output	
FIG. 5 is block/schematic diagram of a line interface apparatus that	
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS	52
dool.	
impedance ( $Z_{\text{loop}}$ ) of a line interface with the input impedance ( $Z_{\text{loop}}$ ) of a	
FIG. 10 is a flow chart illustrating a method for matching the output	
interface apparatus with the input resistance (Ricop) of a loop; and	50
line intertace circuit that matches the output resistance (Rout) of the line	
FIG. 9 is a block/schematic diagram of a second embodiment of the	
series with the second winding of the second transformer T2;	
$(Z_{loop})$ , for the circuit of FIG. 6 when the first reactive section is switched in	
the relationship between the output impedance (Zout) and loop impedance	91
FIG. 8 is a schematic diagram of a circuit that is representative of	
switched in series with the second winding of the second transformer T2;	
$(Z_{loop})$ , for the circuit of FIG. 6 when the second reactive section is	
the relationship between the output impedance ( $Z_{out}$ ) and loop impedance	
Fig. 7 is a schematic diagram of a circuit that is representative of	10
interface apparatus with the input impedance (Zloop) of a loop;	
interface circuit that matches the output impedance $(Z_{out})$ of the line	
FIG. 6 is a block/schematic diagram of a first embodiment of a line	
transfer of power to a loop with taps;	
that automatically selects an output impedance that will provide efficient	9
FIG. 5 is a block/schematic diagram of a line interface apparatus	
$(\Sigma_{loop})$ for the circuit of FIG. 3;	
the relationship between the output impedance ( $\mathbb{Z}_{\text{out}}$ ) and loop impedance	
FIG. 4 is a schematic diagram of a circuit that is representative of	

telecommunications equipment that is designed for connection to the It is contemplated that the line interface apparatus 41 is the loop 48. power is being efficiently coupled from the line interface apparatus 41 to magnitude of Vs with the threshold, the DSP 47 decides whether or not signal Vs to a threshold. Depending upon the relationship of the signal processor (DSP) 47. The DSP 47 subjects the magnitude of the 46. The output of the subtractor, a voltage  $V_{\rm s}$ , is provided to a digital the hybrid 44 and the power amplifer 45a are combined in the subtractor composite signal is amplified by the power amplifier 45a. The outputs of and a signal referred to as the transmitted signal's echo (TE). The winding 49a is a composite signal having as elements a received signal connected to the first winding 49a. Thus the signal present across the first received by the line interface circuit through a receiver (not shown) loop 48 conducts signals to the second winding 49b that are to be into the loop 48 through the second winding 49b. At the same time, the winding 49a. By transformer action, signals to be transmitted are coupled are connected through the variable impedance circuit 43 to the first 49a and second winding 49b. Signals produced by the power amplifer 42 coupling transformer. The line coupling transformer 49 has a first winding connected to a line coupling transformer 49, also referred to as a loop to be coupled to the loop 48 for transmission thereon. An amplifier 45 is hybrid 44 receives and processes signal that represents the signal that is changed in response to a select signal. In the line interface apparatus, a having a variable impedance Zvar that may be selectively and automatically signal and provides it to a variable impedance circuit 43 characterized in

52

20

91

01

ç

telecommunications equipment that is designed for connection to the customer premises (CP) side of the telecommunications loop. However, it is known that loop configurations may vary widely, so different loops

present different loop impedances to the line interface apparatus 41.

30

Particularly troublesome are loops having unloaded taps near the CP side

П

.84 qool impedance of the line interface apparatus 41 to the loop impedance of the to a state that sets Z<sub>var</sub> to a value that substantially matches the output must be changed. In this regard, the DSP 47 conditions the select signal it may decide whether the impedance of the variable impedance circuit 43 signal power is coupled to the loop 48, the DSP 47 is programmed so that Since the output of the subtractor 46 indicates the effeciency with which with which the power of a transmitted signal is coupled to the loop 48. change its impedance configuration in order to maximize the efficiency connected. The line interface apparatus 41 may therefore adaptively the loop impedance of a loop to which the line interface apparatus 41 is impedance is varied automatically in such a way as to more closely match impedance circuit 43. Particularly advantageous is the fact that the 41 in FIG. 5 is the ability to change the value of  $Z_{\rm var}$  in the variable more. Thus, a particularly desirable feature of the line interface apparatus differ from the impedances of less troublesome loops by factors of five or of a telecommunications system. The impedances of such loops may

FIG. 6 illustrates a first embodiment of a line interface apparatus 50, for coupling a signal to a loop 55 with unloaded taps according to the invention. The line interface apparatus 50 automatically matches the output impedance  $\Sigma_{\rm out}$  of the line interface with the input impedance  $\Sigma_{\rm loop}$  of the loop 55 (which may also be referred to as a transmission line). The line interface apparatus is intended to be connected to, or to

be part of, an electronic device, which will typically be a telecommunications apparatus 60. The line interface apparatus is intended to be connected between the telecommunications apparatus and the loop, to couple signals from the telecommunications apparatus to the loop. The line interface will often be a component of the telecommunications apparatus 60 telecommunications 60 teleco

section which preferably consists of high pass filter (HPF) 65, and a low pass filter (LPF) 70. Alternatively, the filter section could consist of either the HPF or the LPF. The telecommunications apparatus can be any device for sending and/or receiving signals, and preferably is a transceiver. Preferably, the transceiver is a modem 85. If the telecommunications apparatus is a modem or other type of transceiver, the telecommunications apparatus also includes a signal source 90 and a treceiver 92.

Atthough any type of electronic signals could be transmitted and received with the line interface 50, typically the line interface will be used with high bit rate digital service lines (HDSL), or with higher powered HDSL2. Integrated circuits for transmitting and receiving HDSL and these integrated circuits could be satisfactorily used. Preferably, the model number Bt8960 integrated circuit chip set, available from Brooktree Corporation, 9868 Scranton Road, San Diego, California, is used. The Brooktree publication integrated circuit chip set, which is available from the Bt8960 integrated circuit chip set, which is available from the Bt8960. Corporation, is incorporated herein by reference.

when the input impedance  $\Sigma_{\rm loop}$  of the loop differs from the output impedance  $\Sigma_{\rm out}$  of the line interface, and then automatically employs either a first reactive circuit 95, also referred to as a first reactive section, or a second reactive circuit 100, also referred to as a second reactive section, to match the impedance of the line interface apparatus 50 to the impedance of the loop 55 for efficient transfer of transmitted signal power to the loop 55.

The signal to be transmitted by the modem 85 is obtained from the signal source 90. The signal to be transmitted by either the telecommunications apparatus 60 or the modem 85 passes through the

30

52

50

91

01

G

high pass filter (HPF) 65. The HPF is employed to eliminate low frequency components that would otherwise degrade linearity conditions of a first transformer T1.

In contrast to the circuit of FIG. 1, a separate HPF is used in the circuit of FIG. 6. In the circuit of FIG. 1, the resistors RL1 and RL2, along with the effective inductance of the primary of transformer T act as a high pass filter for the low frequency portion of the HDSL signal spectrum. The resistors RL1 and RL2 are not used in the circuit of FIG. 6, which necessitates the use of the HPF. However, it is beneficial to use the discrete HPF, because in that case the characteristics of the first transformer T1 in FIG. 5 can be optimized for the efficient transfer of signals rather than as a compromise between signal transfer performance signals rather than as a compromise between signal transfer performance and high pass filter performance. The HPF is typically implemented with a first order RC filter, although any type of high pass filter could be used. The circuit of FIG. 1 is illustrated with a pair of differential signal

lines. Except for the loop 55, the circuit of FIG. 6, is illustrated with a single signal line. However, the line interface 50, the telecommunications apparatus 60 and/or the modem 85 of FIG. 6 can be implemented with either a single signal line, or with a pair of differential signal lines.

In addition to passing through the HPF 65, the signals to be

coupled to the loop 55 and transmitted thereby also pass through a low pass filter (LPF) 70, which can be located in the signal chain either before or after the HPF. The LPF rejects signals in the high frequency portion of the HDSL signal spectrum, in order to reduce crosstalk. The LPF is usually a first order RC filter, although any type of low pass filter could be used.

After filtration, the signals to be transmitted are then amplified by the power amplifier 75. The power amplifier can be any appropriate amplifier, and preferably will be a power amplifier on the HDSL chip set. The signal outputted from the power amplifier then passes though a first

G

winding 120 of a second transformer T2 in the line interface 50. The transformer T2 is utilized for impedance matching. The function of the transformer T2 and the circuitry connected to a second winding 125 of transformer T2 will be discussed in detail later in this description. The signal to be transmitted then passes through a first winding 130 of the transformer T1, and is inductively coupled to a second winding 135 of the transformer T1 and into the loop 55. The two ends of the second winding 135 of the first transformer T1 are an input/output 137 of the line interface apparatus 50. In operation, a remote transmitter (not shown) is connected to the remote end of the loop to receive the signals transmitted from the interface.

Preferably, the ratio of the number of turns of the second winding to

the number of turns of the first winding of the transformers T1 and T2 is two to one. Preferably the transformer T1 and the transformer T2 are identical. However, the circuit of FIG. 6 can be implemented with nonidentical transformers, if the impedance values of the first reactive circuit 95 and the second reactive circuit 100, which are selectively connected to the second winding 125 of the transformer T2, are adjusted accordingly. The transformers T1 and T2 may also be referred to respectively as first and second coupling means, with the first and second windings of each transformer corresponding respectively with the input and output of each respective coupling means. The transformer T1 may

also be referred to as a line coupling transformer. The first and second windings of the transformers T1 and T2 may also be referred to respectively as the inputs and outputs of the transformers. Preferably, both the transformer T1 and the transformer T2 are model number 671-7926, available from Midcom. One or both of the coupling means may be a transformer, an electro-optical coupler or any other device capable of coupling signals.

20

01

S

In addition to transmitting signals, the line interface apparatus 50 is also designed for receiving signals. The signals to be received are transmitted from a remote transmitter (not shown) and are propagated slong the loop 55. These signals are then inductively coupled from the second winding 135 of the transformer T1, to the first winding 130 of the transformer T1. These signals are then amplified by an amplifier 140. Amplifier 140 is preferably an amplifier included on the HDSL chip set, although any appropriate amplifier could be used. After passing through a subtractor 150, which is discussed below, these signals are then inputted another receiver 92. Preferably, the receiver is a receiver on the HDSL chip set, although other receivers known in the art could be used.

As a result of the presence of the signal to be transmitted, a signal as a result of the presence of the signal to be transmitted, a signal

referred to as the transmitted signal's echo (TE) is present across the first winding of the transformer T1. The received signal and TE together comprise V<sub>echo</sub>, which is present across the first winding of the transformer T1. V<sub>echo</sub> is amplified by the amplifier 140. Thus, the output of the amplifier 140 is an aggregate of the received signal and TE. To improve the quality of the received signal, it is desirable to remove as much of the effect of TE as possible.

In order to remove TE from the signal at the output of the amplifier 140, an approximation of TE is subtracted from the signal. To accomplish this, the signal at the output of the power amplifier 75 is tapped and inputted into a hybrid 145. It is desirable that the output of the hybrid be an accurate replica of TE in order to cancel TE from the received signal. This desirable condition results only if the transfer function TH(s) of the hybrid 145 equals the transfer function T(s) from the output of the power applifier 75 to a node N. The output of the amplifier 140, which is an see inputted into the subtractor 150. The subtractor subtracts the output are inputted into the subtractor 150. The subtractor subtracts the output of the hybrid 145 from the output of the hybrid 145 from the output of the amplifier 140, rendering an output of the hybrid 145 from the output of the amplifier 140, rendering an output

signal Vs that is cleansed of TE to the extent that the output of the hybrid accurately replicates TE. The subtractor can be implemented with any analog subtractor, or its equivalent, that is capable of accomplishing the subtraction function. Preferably, the subtractor is an op-amp.

As discussed above, the output of the hybrid will be an accurate

replics of TE if the transfer function TH(s) of the hybrid 145 equals the transfer function T(s) from the output of the power amplifier 75 to the node M. The transfer function T(s) is a function of  $Z_{loop}$ . Thus, T(s) changes if  $Z_{loop}$  changes. Accordingly, even though the hybrid may be designed so that the transfer function of the hybrid TH(s) equals the transfer function of the hybrid TH(s) will not equal T(s) if  $Z_{loop}$  has a value that is different than the value of  $Z_{loop}$  implicit in the hybrid. It follows that the output of the hybrid 145 will be an accurate replica of TE only when  $Z_{loop}$  equals the value of  $Z_{loop}$  used for designing the hybrid. For the circuit of FIG. 6, the hybrid is designed for a particular value

of  $\Sigma_{\rm loop}$  based upon a particular configuration of the loop 55. Assume that the hybrid 55 is designed for one of the "non-problematic" loops. Thus, when the line interface 50 is connected to a loop 55 having that configuration, the output of the hybrid 145 will be the received signal without TE, and the output of the subtractor 150 will be the received signal without unloaded taps, such as the tap 155, near a customer premise (CP) where the line interface apparatus 50 is installed, the value of  $\Sigma_{\rm loop}$  will differ from the line interface apparatus 50 is installed, the value of  $\Sigma_{\rm loop}$  will differ from designed. Consequently, in this case, the output of the hybrid will not be an accurate replica of TE, with the result that echo cancellation will be an accurate replica of TE, with the result that echo cancellation will be degraded.

The ten loop configurations defined by the cited ANSI standard can be divided into two groups: a problematic group and a non-problematic group. Loop configurations one, three, four, five, six, eight, and ten

52 50 G1 01 G

connected to one of the problematic loops. good replica of TE when the second winding of transformer T1 is non-problematic loops. Consequently, the output of the hybrid is not a problematic loop configurations materially differ from the impedance of the transformer T1. On the other hand, the characteristic impedances of the of the non-problematic loops is connected to the second winding 135 of Thus, the output of the hybrid 145 is an accurate replica of TE when one taps, which is similar to the impedance of all of the non-problematic loops. is substantially equal to the impedance of the loop configuration with no the transfer function of the hybrid 145 is designed for the case when  $Z_{\mathrm{loop}}$ ohms. In practice the non-problematic loops are non-problematic because (80 KHZ - 400 KHZ) and the values of  $Z_{loop}$  drop to, for example (20  $\pm$  j 20) the CP side Zioop becomes complex in the main frequency range of HDSL comprise the problematic group. For these loops, which have taps near for example, 110 ohms. Loop configurations two, seven, and nine comprise the non-problematic group, and may exhibit loop impedances of,

When the output of the hybrid 145 is not a good replica of TE, the

subtractor Vs is indicative that the second winding of transformer T1 is loops. It follows that an increase in the amplitude of the output of the second winding of transformer T1 is connected to one of the problematic the non-problematic loops, and will be a poor replica of TE when the TE when the second winding 135 of transformer T1 is connected to one of As discussed above, the output of the hybrid will be an accurate replica of the subtractor when the output of the hybrid is not a good replica of TE. greater amplitude than the received signal, will be present at the output of two to one. This occurs because TE, which generally will have a much good replica of TE. The change in amplitude of Vs can be on the order of compared to the output of the subtractor when the output of the hybrid is a output Vs of the subtractor 150 significantly increases in amplitude

BUSDOCID: <WO

non-problematic loops. is a value of Zloop representative of the loop impedance of the indicative of whether Zloop is equal to a baseline value. The baseline value of the first transformer T1. Thus, the output of the subtractor is also decrease in Zloop, which will cause a decrease in Zin, the input impedance This occurs because of an impedance mismatch due, for example, to a The magnitude of Vecho will decrease when Zout does not equal Zhoop.

connected to one of the problematic loops, for which Zout does not equal

The output Vs of the subtractor 150 is connected to an input of the

microcontroller, a plug in card in a personal computer, a personal be any type of digital processing unit, for example a microprocessor, a could be used to implement these functions of the DSP. The DSP may digital logic elements or a custom large scale integration integrated circuit combination of analog and digital circuitry. As another alternative, discrete Alternatively, these functions of the DSP could be implemented with a implemented with analog circuitry, for example with a comparator. alternatively, the functions of the DSP discussed herein could be impedance  $\Sigma_{\text{out}}$  does not equal  $\Sigma_{\text{loop}}$ . Rather than using a DSP, greater than or equal to the threshold value, it is indicative that the output input/output 137 of the line interface 50. When the amplitude of Vs is whether a problematic or non-problematic loop is connected to the empirically or otherwise determined to be appropriate for determining the threshold value. The threshold value can be any value that is the amplitude of the output of the subtractor Vs is greater than or equal to digital signal processor (DSP) 115. The DSP detects and indicates when

computer, or a larger computer.

91 01 S

52

20

BUSDOCID: <WO

## Coupling Efficiency

TE1, the first reactive circuit 95 is connected in series with the second When the arm 170 of switch S is connected to the first terminal reactive circuit or the second reactive circuit. the first transformer T1, and is selectively connected to either the first matching circuit 175. The switch circuit is connected to the first winding of second transformer T2, may collectively be referred to as an impedance reactive circuit, and a switch circuit comprising the switch S and the 125 of the second transformer T2. The first reactive circuit, the second The switch arm 170 is also connected to an end of the second winding indicates that the output of the subtractor is less than the threshold value. connected to a second terminal TE2 when the output signal from the DSP 150 is greater than or equal to the threshold value, and the switch arm is output signal from the DSP 115 indicates that the output of the subtractor DSP. The switch arm 170 is connected to a first terminal TE1 when the switch. The switch can be any switch capable of being controlled by the switch arm 170. It is not necessary for the switch S to be a high speed connected to a control input 165 of switch S, to control the position of the hand, less than the threshold value. The output 160 of the DSP is on one hand, greater than or equal to the threshold value, or on the other indicative of whether the amplitude of the output of the subtractor 150 is, which controls the value of  $\Sigma_{out}$ . The output signal from the DSP is by using a signal from an output 160 of the DSP 115 to control a switch S, the operation of the line interface will be increased. This is accomplished the transfer of power to the loop will be maximized and the efficiency of substantially equal Zloop. With these two impedances substantially equal, not equal Zloop, the circuit of FIG. 6 changes the value of Zout so that it will In response to a signal from the DSP 115 indicating that  $Z_{\text{out}} \, \text{does}$ 

reactive circuit 95 is designed to generally model the impedance of loops

winding 125 of the second transformer T2. The impedance of the first

52

50

91

10

g

30

BN3DOCID: <MO

<`|`!\Y6899966`

three, seven, and nine. Although loops three, seven, and nine have different impedances, the impedance of the first reactive circuit is chosen to generally approximate all three impedances. Similarly, when the arm 170 of switch S is connected to the second terminal TE2, the second reactive circuit 100 is switched in series with the second reactive circuit the second transformer T2. The impedance of the second reactive circuit 100 is designed to generally model the reactance of loops one, two, four, foor, six, eight, and ten.

Depending on the position of the switch arm 170, through the

the problematic loops. approximately match the impedance of either the non-problematic loops or by changing the position of the switch arm 170, Zout can be made to and consequently Zout is about equal to Zloop. Therefore, by changing Zline according to fundamental electronic principles, Zin is about equal to Zine, reactive circuit when the second reactive circuit is switched into the circuit, switched into the circuit, or is about equal to the impedance of the second impedance of the first reactive circuit when the first reactive circuit is position of the switch arm 170. Given that Zloop is about equal to the the first impedance or the second impedance, depending upon the across the first winding 120 of the second transformer T2 is equal to either first transformer T1. This is the case because Zline, the output impedance impedance or a second impedance in series with the first winding of the the first transformer T1, thereby presenting respectively either a first between the output of the power amplifier 75 and the first winding 130 of circuit or the second reactive circuit is effectively switched in series inductive coupling of the second transformer T2, either the first reactive

An important benefit of approximately matching the value of  $\Sigma_{\text{loop}}$  is that power is more efficiently transferred into the loop. Another beneficial result of matching the impedances is that nonlinear products in general are removed or canceled. Another benefit is that

01

20

52

signal echoes are reduced. Further, as a result of the series connection of the first windings 120 and 130 of the two transformers T1 and T2, nonlinearities generated by the transformers are also eliminated. Removal of the nonlinearities is even more important with HDSL2 than HDSL, due to the higher signal levels used in HDSL2.

As illustrated in FIG. 6, the first reactive circuit 95 comprises

capacitors C3, C4 and C5, resistors R4, R5, and R6, and inductor L. Capacitor C5 is connected in parallel with resistor R6 and inductor L. A first end of those components is connected to the first terminal TE1. A second end of those components is connected to a first end of capacitor C4 and resistor R5, which are connected in parallel. A second end of capacitor C3 and resistor R5 is connected to a first end of a capacitor C3 and resistor R4 is connected to one end of the second capacitor C3 and resistor R4 is connected to one end of the second winding 125 of the second transformer T2. Switch S is connected to the other end of the second vinding of transformer T2. Alternatively, the first other end of the second vinding of transformer T2. Alternatively, the first reactive circuit can be any circuit having the required impedance.

The second reactive circuit 100 comprises capacitors C1 and C2, and C2,

and resistors R1, R2, and R3. A first end of resistor R3 is connected to a the second terminal TE2. A second end of resistor R3 is connected to a first end of capacitor C2 and a first end of capacitor C2 and resistor R2 is connected in parallel. A second end of capacitor C1 and a resistor R1, which are connected to a first end of a capacitor C1 and a resistor R1, which are connected to the second end of the second winding of second transformer connected to the second reactive circuit can be any circuit having the required impedance.

Values of the components in the first and second reactive circuits 95 and 100 are listed in Table 1 of the Appendix. These components have values about equal to the values in Table 1. Table 2A in the

30

Additional reactive circuits, also referred to as reactive sections, second reactive circuit 100 at a number of frequencies f, of interest. appendix lists impedance values for the first reactive circuit 95 and the

group of loops. circuit being a closer approximation of a representative impedance of a permit for dividing the loops into smaller groups, resulting in each reactive connections. Employing one or more additional reactive circuits would would require the DSP to be able to control the multiple possible switch configuring the DSP to differentiate between multiple thresholds, and having capacity for the additional connections. This would also require first and second reactive circuits. This would require the use of a switch switch and the second transformer T2 similarly to the connections of the These one or more additional reactive circuits could be connected to the could be included. Each reactive circuit would have a unique impedance.

band of interest, which is about 80 kHz to about 400 kHz. A designed to be about equal to the impedance of Ztoop in the frequency the line interface 50, the impedance of the second reactive circuit 100 is one of the non-problematic loops is connected to the input/output 137 of Generally,  $Z_{loop} = R + JX$ . For the circuit illustrated in FIG. 6, when

good, and consequently, the output power is maximum, frequency reactive circuit 100, the impedance matching between  $Z_{\text{out}}$  and  $Z_{\text{loop}}$  is  $Z_{loop} \setminus (Z_{out} + Z_{loop}) \approx 1/2$ . Therefore, as a result of the use of the second discussed above,  $Z_{out} \approx Z_{loop} \approx 135$  ohms, and the transfer function T(s) = illustrated in FIG. 7. Using the representative impedance of 135 ohms series with the second winding 125 of the second transformer T2, is interface 50, and when the second reactive circuit 100 is switched in when a non-problematic loop is connected to the input/output 137 of the simplified schematic diagram of the relationship between  $\Sigma_{
m out}$  and  $\Sigma_{
m loop}$ representative value of the impedance in this case is about 135 ohms. A

> OL g

91

50

52

<\_I\_1A68888888

signal echoes are reduced. performance distortions are reduced, there is little or no phase shift, and

are reduced. distortions are reduced, there is little or no phase shift, and signal echoes consequently, the output power is maximum, frequency performance impedance matching between Zout and Zhoop is remains good, and Therefore, as a result of the use of the first reactive circuit 95, the  $\approx Z_{loop} \approx 20 \pm j 20$ , and the transfer function  $T(s) = Z_{loop} / (Z_{out} + Z_{loop}) \approx 1/2$ . 8. Using the representative impedance of 20  $\pm$  j20 discussed above,  $Z_{out}$ the second winding 125 of the second transformer T2, is illustrated in FIG. interface 50, and when the first reactive circuit 95 is switched in series with when a problematic loop is connected to the input/output 137 of the simplified schematic diagram of the relationship between  $\Sigma_{\text{out}}$  and  $\Sigma_{\text{loop}}$ representative value of the impedance in this case is about 20 ± j20. A band of interest, which is about 80 kHz to about 400 kHz. A designed to be about equal to the impedance of  $Z_{\text{loop}}$  in the frequency 137 of the line interface 50, the impedance of the first reactive circuit 95 is When one of the problematic loops is connected to the input/output

therebetween. Second, the resistance switched in series with the primary winding 130 of the transformer T1, a resistance is selectively switched connection between the output of the power amplifier 75 and the first First, instead of automatically selecting a reactive circuit for series identically with the line interface apparatus of FIG.6 with three exceptions. to about 40 ohms. The line interface apparatus of FIG. 9 operates values. Preferably the values of the resistors will be from about 10 ohms resistors are used. These resistors can have any functionally appropriate 165. Although any number of resistors can be used, preferably four (R1 and R2) or more resistors that are individually selectable by the switch of a line interface apparatus having a variable impedance circuit with two FIG. 9 illustrates a second embodiment of the invention in the form

G

invention for any particular implementation. implies a trade-off in choosing the first or second embodiments of the degrade the echo cancellation function of the hybrid 44. This necessarily reactive component in the impedance of the variable impedance circuit will In this regard, if the structure of the hybrid 44 is fixed, the absence of a loop, the second embodiment illustrated in FIG. 9 does impose a penalty. high efficiency of power transfer from the line interface apparatus to the line interface apparatus. Although effective at selectively maintaining a eliminated, thereby enhancing the simplicity and reducing the cost of the the HPF 65 of the first embodiment. Third, the second transformer T2 is components from the transmitted signal thereby eliminating the need for winding 130 performs the HPF function of removal of low frequency

### **METHOD**

illustrated by box 185. approximation of the echo signal from the composite signal, which is hybrid 145 are inputted into the subtractor 150, which subtracts the design of the hybrid. The output of the amplifier 140 and the output of the signal only when Zloop equals the impedance value used for Zloop during the 145. The output of the hybrid will be an accurate replica of the echo output of the power amplifier 75, and inputting that signal into the hybrid the echo signal is produced by tapping the signal to be transmitted at the approximation of the echo signal is also produced. The approximation of 140, which amplifies the composite signal. As illustrated by box 180, an the first transformer T1. The composite signal is inputted into the amplifier signal (TE). The composite signal is received at the first winding 130 of The composite signal is an aggregate of the received signal and the echo echo of a transmitted signal, which is illustrated by box 175 in FIG. 10. The method includes receiving a composite signal that includes a signal FIG. 10 is a flow chart illustrating a method for matching  $\Sigma_{\text{out}}$  to  $\Sigma_{\text{loop}}$ 

52

50

91

10

9

30

<\_l\_tA68888889 BRISDOCID: <MO

While the above detailed description has shown, described and 130 of the first transformer T1, as illustrated by box 200. impedance is effectively connected in series with the vith the first winding Vs of the subtractor is less than the threshold value, the second coupling transformer, as illustrated by box 195. Similarly, when the output winding 130 of the first transformer T1, which is also referred to as the line value, the first impedance is effectively connected in series with the first the output Vs of the subtractor is greater than or equal to the threshold the second winding 125, then Zline has a second value. Accordingly, when principles, Z<sub>line</sub> has a first value. If the second impedance is connected to the second winding 125, then, according to fundamental electronic 125 of the second transformer T2. If the first impedance is connected to value, a second impedance is connected in series with the second winding transformer T2. If the output Vs of the subtractor is less than the threshold impedance in series with the second winding 125 of the second the output 160 of the DSP causes the switch S to connect a first subtractor is greater than or equal to the threshold value, the signal from subtractor is compared to a threshold value. If the output Vs of the As illustrated by decision box 190, in the DSP the output Vs of the The output Vs of the subtractor 150 is inputted into the DSP 115.

the spirit and scope of the claimed invention. method may be made by those skilled in the art, without departing from substitutions and changes in the form and details of the apparatus and various embodiments, it will be understood that various omissions and pointed out the fundamental novel features of the invention as applied to

WHAT IS CLAIMED IS:

52

50

91

01

S

matching circuit including:

## **CLAIMS**

97

coupling transformer and to the output of the amplifier, the impedance an impedance matching circuit connected to the first winding of the an amplifier; and a loop coupling transformer with first and second windings; the loop characterized by an impedance  $Z_{\text{loop}}$ , the apparatus comprising: An apparatus for coupling a signal to a transmission loop,

a switch circuit connected to the first and second sections, to the a second section characterized by a second impedance, and a first section characterized by a first impedance;

reactive section in series between the amplifier and the first winding. amplifier and to the first winding for switching either the first or the second

combination of an inductor L and a resistor R6 and a capacitor C5. resistor R5 and a capacitor C4 connected in series with the parallel and a capacitor C3 connected in series with the parallel combination of a reactive section that comprises the parallel combination of a resistor R4 The apparatus of claim 1 wherein the first section is a first Σ.

resistor R3. combination of a resistor R2 and a capacitor C2 connected in series with a resistor R1 and a capacitor C1 connected in series with the parallel second reactive section that comprises the parallel combination of a The apparatus of claim 1 wherein the second section is a .ε

impedance of a problematic loop. wherein the first section has an impedance that is about equal to the The apparatus of claim 1 for coupling to problematic loops

52

50

91

01

G

<TL1A68888866

the amplifier, and to the first winding for switching either the first or					
a switch circuit connected to the first and second sections, to					
a second section characterized by a second impedance; and					
a first section characterized by a first impedance;					
circuit including:					
first winding of the line coupling transformer, the impedance matching	52				
an impedance matching circuit connected to the amplifier and to the					
an amplifier;					
a line coupling transformer with first and second windings;					
telecommunications apparatus comprising:					
line for transmission, the line characterized by an impedance $\Sigma_{\mathrm{loop}}$ , the	50				
10. A telecommunications apparatus for coupling a signal to a					
conbling transformer.					
and a low pass filter connected in series with the first winding of the line					
9. The apparatus of claim 1 further comprising a high pass filter	91				
	•				
nuidne impedance.					
additional section, with each additional section being characterized by a					
<ol> <li>The apparatus of claim 1 further comprising at least one</li> </ol>					
	10				
electrically connected to the second transformer.					
7. The apparatus of claim 6 further comprising a hybrid					
comprises a switch and a second transformer.					
6. The apparatus of claim 1 wherein the switch circuit	9				
the impedance of a non-problematic loop.					
loops wherein the second section has an impedance that is about equal to					
5. The apparatus of claim 1 for coupling to non-problematic					

the second coupling means being connected in series with the input of the	
second coupling means having an input and an output, the input of	
the first coupling means being connected to a loop;	52
first coupling means having an input and an output, the output of	
12. A line interface, comprising:	
means for receiving signals from the line.	
transmitted over the line; and	50
means connected to the filter for generating signals to be	
a filter section connected to the input of the amplifier;	
tjust winding;	
the second reactive section in series between the amplifier and the	
the amplifier, and to the first winding for switching either the first or	91
a switch circuit connected to the first and second sections, to	
a second section characterized by a second impedance; and	
a first section characterized by a first impedance;	
circuit including:	
first winding of the line coupling transformer, the impedance matching	10
an impedance matching circuit connected to the amplifier and the	
an amplifier;	
a line coupling transformer with first and second windings;	
characterized by an impedance Zloop, the modem comprising:	
11. A modem for transmitting and receiving signals over a line	9
a filter section connected to the impedance matching circuit.	
winding; and	
the second section in series between the amplifier and the first	

tirst coupling means;

a first impedance circuit selectively connectable to the output of the first coupling means; the second coupling means being connected in series with the input of the 20 second coupling means having an input and an output, the input of the first coupling means being connected to a loop with one or more taps; first coupling means having an input and an output, the output of A line interface, comprising: .Er 91 magnitude of the echo signal is less than the threshold magnitude. impedance circuit to the output of the second coupling means when the least as great as a threshold magnitude, and for connecting the second second coupling means when the echo signal has a magnitude that is at means for connecting the first impedance circuit to the output of the 10 magnitude of an echo signal; and means connected to the first coupling means for measuring the :doop circuit being representative of the loop impedance of at least a second the second coupling means, the impedance of the second impedance 9 a second impedance circuit selectively connectable to the output of representative of the loop impedance of at least a first loop; coupling means, the impedance of the first impedance circuit being a first circuit selectively connectable to the output of the second 67 E8999/66 OM

being representative of the loop impedance of at least a first loop; second coupling means, the impedance of the first impedance circuit

circuit being representative of the loop impedance of at least a second the second coupling means, the impedance of the second impedance a second impedance circuit selectively connectable to the output of

coupling means is not substantially equal to a baseline value; and means for detecting when the impedance of the input of the first

52

30

:door

means for connecting the first impedance circuit to the output of the second coupling means when the impedance of the input of the first coupling means is not substantially equal to the baseline value, and for connecting the second impedance circuit to the output of the second coupling means when the impedance of the input of the second coupling means is substantially equal to the baseline value.

14. A line interface, comprising:

first winding of the second transformer;

a first transformer having a first winding and a second winding, the second winding of the first transformer being connected to a loop with one

or more taps; a second transformer having a first winding and a second winding, the first winding of the first transformer being connected in series with the

a first impedance circuit selectively connectable to the second winding of the second transformer, the impedance of the first impedance circuit being representative of the loop impedance of at least a first loop; a second impedance circuit selectively connectable to the second

winding of the second transformer, the impedance of the second impedance of at least a

second loop;

means connected to the first winding of the first transformer for measuring the magnitude of an echo signal; and

means for connecting the first impedance circuit to the second winding of the second transformer when the echo signal has a magnitude that is at least as great as threshold magnitude, and for connecting the second impedance circuit to the second winding of the second transformer when the magnitude of the echo signal is less than the threshold magnitude.

50

91

10

9

20	each of the loops in a group of non-problematic loops.
	circuit has an impedance that is about equal to the loop impedance of
	18. The line interface of claim 14 wherein the second impedance
	asasbarati bassas add aisasdin hh miolo to acchatai adil adT
	each of the loops in a group of problematic loops.
91	circuit has an impedance that is about equal to the loop impedance of
	17. The line interface of claim 14 wherein the first impedance
	resistor R3.
	combination of a resistor R2 and a capacitor C2 connected in series with a
01	of a resistor R1 and a capacitor C1 connected in series with the parallel
	circuit is a second reactive circuit that comprises the parallel combination
	16. The line interface of claim 14 wherein the second impedance
	C2'
S	the parallel combination of an inductor L and a resistor R6 and a capacitor
	combination of a resistor R5 and a capacitor C4 connected in series with
*	resistor R4 and a capacitor C3 connected in series with the parallel
	circuit is a first reactive circuit that comprises the parallel combination of a
	15. The line interface of claim 14 wherein the first impedance

- 19. The apparatus of claim 14 further comprising a high pass filter and a low pass filter connected in series with the first winding of the first transformer.
- 20. A method for matching the output impedance of a line interface to the input impedance of a loop with one or more taps, comprising:

receiving a composite signal that includes an echo signal; producing an approximation of the echo signal;

30

subtracting the approximation of the echo signal from the

composite signal;

comparing the result of the subtraction to a threshold value; and selectively connecting a first impedance or a second impedance in

series with a first winding of a line coupling transformer of the interface, the first impedance being connected if the result of the

subtraction is at least as great as the threshold value, the second

impedance being connected if the result of the subtraction is less than the

threshold value.

## **APPENDIX**

# Table 1

Values of the components in the first and second reactive circuits of FIG.

9

R1 = 50 ohms

R2 = 619 ohms

83 = 102 ohms = 292 ohms

sm4o 4.69 = 3A

smdo 08 = 8月

C1 = 0.1 hF

CS = 80 nF

C4 = 16.8 nF

C5 = 5.6 nF L = 15 µH

# **VPPENDIX**

# TABLE 2A

200000	14178.8	107.22396	!E997L'6	62.5433	
300000	11.414291	1819.201	i9049€.∂	31.42197	
772000	12.57523i	102.75028	<u>i</u> 69168.6	42294.62	
242000	13.940791	102.92214	14.59828i	1069.82	
700000	17.01228i	103.37352	110552.52	30.04093	
120000	22.485811	104,40037	33,402091	€688.2€	
100000	35.941141	107.15278	i870£8.£4	91608.94	
0000L	45.23016i	94469.111	i£1719.12	18487.22	
20000	59.53183i	118,6253	166598.19	53.235	
3000€	122750.38	134.56655	£16£₽\$.88	£9468.97	
20000	113.03327i	SLLLE. ISI	16109.911	88£22.36	
12000	137.942331	166.5654	142.50385i	119.2387	
10000	184.176231	1776.891	178.22301i	9967L'0LI	
ĵ.	tive Circuit:	Z First Reac	Second Reactive Circuit:		
			• •		

#### **VPPENDIX**


#### TABLE 2B


				·
${\bf f}_i$		ZqoolniZ		iooofni.Z
10000	1188.46111	<i>\$\$18.871</i>	1748050700.002	214.850073564
12000	144.0962i	140.1183	150.819583319	9129 <del>1</del> 7777511
20000	121.7854i	125.1124	125.133535823i	£72244104.8813
30000	102.9938	676£.301	1797050414,79	246.355473155
20000	15052.48	9680.97	1986784488.79	117845451.721
00007	12824.79	1812.65	22.1120996251	119.257242571
000001	18246.12	<b>4688.64</b>	39.106158487i	113.583512558
120000	. i36£1.8£	30.2943	78,273916145i	6LL9SEE8S.601
200000	16.1525i	784.1487	22.8088698831	247E83E08.70I
742000	·!96·0	\$90L.92	19.914320475i	14764769.301
272000	i8027.9	2596.15	1790116862.81	106.284494256
300000	16.3097	7572.0 <del>1</del>	!6 <b>\$</b> 6180448.71	105.912443297
00000⊊	17.4036!	7171.27	12.914588591i	186988198.601

### **V**bbENDIX

# **TABLE 2C**

800000		1104198.82	\$69618.04		15.03351	£681.89
200000		1366254,52	771209.89		17088.92	1579.54
300000		₹68976.€	16.816521		19.61821	6040.29
772000		i££1909.⊅I	16.921838		15734.12	46.1828
742000		18677381	58 <b>4</b> 004.61		18899.81	38.2502
700000		38 747409i	28515.62		2.8975	7194.82
120000		18,668445i	\$9 <b>L</b> \$L6`9\$		23.7008i	6299.22
100000		· 1862742.12	566145.69	* .	ip162.74	40.4209
70000		57.129307i	746112.17		!\$264.72	\$486.62
0000€		!69006`.49	64079£.87	1	16882.29	1691.07
30000		1175268.EQ	4.35924		82.34651	1871.88
70000		120.552461i	866363.611		!6 <b>\$</b> 9.66	104.7888
12000		143.620207i	129.698225		18866.911	3485.311
10000		1971010.781	912275.721	. 9	153.4682i	138.2434
000L		1771028.982	72435E.49I	11 to	197.352i	66 <b>5</b> 9.171
2000		300.200796i	874038.022		18059.542	9890.422
3000	: :	1277823.485	396.024406	•	18878.893	7786.848
7000		1954840.204	606600.888	*	18827.882	6809.994
- 1						3337 371
$\mathbf{f}_{_{\mathbf{i}}}$		*	<sub>i</sub> 9qoolniS			$^{i}$ $\Gamma$ qoolni $\Sigma$









FIG. 10



IPC 6 HO4L25/02

OPI bas notissificated lenotise thou of to (OPI) or to to the mational classification and IPC

B. FIELDS SEARCHED

H048 740H 9 04I Minimum documentation searched (classification system followed by classification symbols)

Decumentation searched other than minimum decumentation to the extent that such decuments are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search ferms used)

i nejel	usu the priority date claimed	"8" document member of the same patent	ylimet			
ogyet	ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but	cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such documents, auch combined with one or more other such documents. In the sat, in the sat,				
muoob " doiriw oitatio	ant which may throw doubts on priority cistim(s) or is establish the publication date of another apecial reason (as specified)					
neihise "i Deilii	decument but published on or after the international sections.	"X" document of particular relevance; the c	notined invention			
n docume consic	ent defining the general state of the art which is not terming the general state of the art which is not	"T" later document published after the inte or priority date and not in for more offed to understand the principle or the invention	the application but			
Special ca	tegories of cited documents:	A THE STATE OF THE				
Y Fur	her documents are listed in the continuation of box C.	X Patent family members are listed	xauue uj			
		,				
	·	•				
		/_	·			
			15-20			
	abstract column 2, line 18 -column 3, lin					
	10 September 1996 (1996-09-10)					
	N2 2 222 Se3 V (LONG 702EbH C Å	(JA T3	11-8'9-1			
	figures		ŭ.			
	abstract					
	[7] January 1989 (1989-01-17)					
	& JP 01 012624 A (FUJITSU LTD),	. *				
	2 May 1989 (1989-05-02)	•				
	vol. 013, no. 186 (E-752),		1-50			
<u> </u>	PATENT ABSTRACTS OF JAPAN		1-20			
rtegory .	Offation of document, with indication, where appropriate, of the re	sagsasaq inava	M misio of theveleR			
, 100DOM	or ext to otologogo exedu, goldenibal dtw. tagmitoob to goldello					

Form PCT/ISA/210 (second sheet) (July 1992)

A&I and to esembbe gnilliem one emeN

22 September 1999

Date of the actual completion of the international search

NL – 2280 HV Rijewijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016

European Patent Office, P.B. 5818 Patentlaan 2

Koukourlis, S

Date of mailing of the international search report

59/09/1999

Authorized officer

*		
t type. Helione		
		•
		-)(-
* (i, ii)		
*		
: "		}
		f
	<del></del>	
	page 5, line 4 - line 12	
e ·	abstract	
	TELECOMMUNICATIONS OY (FI); PASANEN TIM)	
11-8,2-1	MO 89 03200 A (MAEKINEN OLLI PEKKA ; NOKIA	X, q
	column 4, line 42 -column 6, line 68	
·	abstract	
1-20	S3 July 1991 (1991-07-23) S3 July 1991 (1991-07-23)	A
15–20	cojnwu 2, line 10 - line 66	A
	column 3, line 41 -column 4, line 15	
	SI July 1992 (1992-07-21)	·
II-8'9-I	NS E 133 007 A (NISHIMURA SHINICHI)	х
Relevant to claim No.	Citation of document, with indication,where appropriate, of the relevant passages	(Infanta
7777 - 44	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication where appropriate, of the relevant passages	C.(Continu
5767T/	66 50/104	


Form PCT/ISA/210 (confinuation of second sheet) (July 1992)

#### INTERNATIONAL SEARCH REPORT

International Application No PC | 12924

Information on patent family members

Publication date	ember(s)		Publication date		Patent document cited in search report	
		NONE	6861-10-71	A	JP 01012624	
		NONE	9661-60-01	Α	n2 222203	
066I-0I-/I	2256357 A	٩¢	21-07-1992	A	700EEI3 \$U	
		NONE	7861-70-62	A	87 <b>9</b> 4978	
08-05-1666 08-05-16-1666 	A 8929276 A 8941588	 FI NA	21-01-1866	∀	MO 9903200	





## MORLD INTELLECTUAL PROPERTY ORGANIZATION

#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

23 December 1999 (23.12.99) (43) International Publication Date: IV HO4L 25/02 (11) International Publication Number: E8999/66 OM (51) International Patent Classification 6:

**Published** 

NE, SN, TD, TG). patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, SK' SE', TI, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, BK' BX' CY' CH' CN' CN' CS' DE' DK' EE' E2' EI' GB' (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG,

With international search report.

PCT/US99/12924

:TadmuM miteriational Application Number:

(99, 30, 80) 9991 sml 8

(22) International Filing Date:

(86.60.61) 8691 anut 61

(89.30.31) 8991 anut 31

681,860/60 :stad viriority Data:

(NOO) 651'860/60 (CIP) to Earlier Application (63) Related by Continuation (CON) or Continuation-in-Part

Filed on


WORKS [US/US]; Suite 212, 6727 Flanders Drive, San (71) Applicant (for all designated States except US): RC NET-

Diego, CA 92121 (US).

IAIZZO, Paul, Anthony [US/US]; 3974 Birch Knoll Drive, White Bear Lake, MN 55110 (US). [US/US]; 17569 Fairlie Road, San Diego, CA 92128 (US). (75) Inventors/Applicants (for US only); CHAPLIK, Naom (72) Inventors; and

(\$U) 7624-10159 (74) Agent: MEADOR, Terrance, A.; Gray Cary Ware & Freidenrich, LLP, Suite 1700, 410 B Street, San Diego, CA

(\$4) LUGS: IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP



(57) Abstract

BASDOCID: <MOT

the maintenance of a desirably high level of efficiency in coupling signal power to the loop. automatically matched to the input impedance of a loop connected to the second winding of the line coupling transformer. The result is is compared to a threshold value in a digital signal processor that also controls the switch. The output impedance of the interface is of the transmitted signal is subtracted from a composite signal comprising a received signal and the echo. The result of the subtraction used to switch either the first or the second section in series with the first winding of the line coupling transformer. A replica of the echo A line interface apparatus includes a line coupling transformer and an impedance matching circuit with two sections. A switch is

#### ROW THE PURPOSES OF INFORMATION OULY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	r en							ļ
			Singapore	ÐS	Liberia	H.	Estonia	EE
			Sweden	ıs	Zu Panka	ГK	Dennark	DK
	W - A		Cadan	as	Liechtenstein	ľ	Germany	DE
			Russian Federation	ISD.	Saint Lucia	rc	Czech Republic	zo
			Romania	ВО	Kazakstan	ZЯ	Сиба	cn l
			Portugal	Lď	Republic of Korea	KK	China	CN :
			Poland	ЪГ	Republic of Korea		Cameroon	КО
			New Zealand	ZN	Democratic People's	KЪ	Côte d'Ivoire	CI.
	swdsdmi S	MZ	Norway	ON	Kyrgyzann Kyrgyzann	KG	Switzerland	СН
	siyalzoguY	$\alpha x$	Metherlands	'IN	Кепуа	KE	Congo	ോ
	Witt Mam	NA	Niger	IN	asqst	đſ	Central African Republic	ES
	Uzbekistan	$\mathbf{z}\alpha$	Mexico	XM	Italy	.LI	Canada	VO.
	United States of America	SO	iwala <b>M</b>	MM	Iceland	SI	Belans	BX
	Uganda	വര	sinstitusM.	MR	lsrael	IF	Brazil	प्रश्न
	Ukraine	VΩ	MongooM	NW	reland	Ħ	Benin	ſa
	ogedoT bus babinitT	TT	ilsM	ML	Hungary	ПH	singlu <b>d</b>	BG
	Дицкех	ЯT	Republic of Macedonia		Greece	СB	Burkina Faso	BE
	Turkmenistan	MI	The former Yugoslav	WK	Guinea	NO.	ព្រះស្រួ	318
	Tajikistan	fa	Madagascar	MG	Chana	СH	Barbados	88
	O2OT	ÐI	Republic of Moldova	MD	Georgia	Œ	Bosnia and Herzegovina	Va
	Chad	ФT	Monaco	JW .	United Kingdom	CB	Azerbaijan	ZV
	bnefizew2	ZS	Latvia	ΛT	Gabon	CV	silentariA.	Ω¥
	Senegal	NS	Fixempoing	מית	Etance	EE	sintenA	TA
•	Siokvol	SK	<b>ե</b> կիսորի և	ТŢ	baslai7	EI	sinamA	WV
	Slovenia	IS	resotho	SI	niegS	SH	sinsdiA	ΊV